RISC-V is promising a lot of things, but you still have to be able to build a chip with it. In this tech session we talk about the RISC-V ecosystem from the point of view of IP cores and ISAs.
About the Speaker
Drew Barbier
Senior Director, Product Manager
SiFive
Responsible for Architecting ASIC solutions from concept to mass production.This includes working closely with Sales and FAE to lead early technicalengagements with customers, presenting Faraday products and services,and writing engineering specifications for individual IP components as well asentire ASICs. Company-Wide ARM expert. Created an Eclipse-based tool toperform early Architectural exploration.
Login
Accessing this course requires a login. Please enter your credentials below!